



NIM I/O
Sheet 8

Power/Clock
Distribution
Sheet 9



FPGA
Sheets 3 + 4

MEMORY
(SRAM and FLASH)
Sheet 4

CPLD
Sheet 5



VME Interface
Sheet 6 + 7



TRIUMF
Canada's National Laboratory for Particle and Nuclear Physics
4004 Wesbrook Mall, Vancouver, BC, Canada V6T 2A3
Tel: [604] 222-1047 www.triumf.ca Fax: [604] 222-1074

THESE DESIGNS WERE REALIZED USING MENTOR GRAPHICS PRODUCTS UNDER THE HIGHER EDUCATION PROGRAM.

PROJECT: VME Readout Electronics

DESIGNED: Chris Ohlmann
DRAWN: Chris Ohlmann
CHECKED: -
APPROVED: -

VT48 - 48 Channel VME TDC (AMT3)
Top Level Schematic
Channels 25 to 48


REVISIONS ARE DETAILED IN THE DOCUMENT: No Revisions

LIST: VT48.xls
DATE: 3/28/2006
SHEET: 01 OF 09

DOCUMENT NUMBER
XKE-0820C

REV.
A

Last Modified: 2003-24 PM on 3/28/2006
PCB File Name: @PCBFileName



XKE0822

FPGA

Sheets 3 + 4

TRIUMF
 Canada's National Laboratory for Particle and Nuclear Physics
 4004 Wesbrook Mall, Vancouver, BC, Canada V6T 2A3
 Tel: [604] 222-1047 www.triumf.ca Fax: [604] 222-1074

THESE DESIGNS WERE REALIZED USING MENTOR GRAPHICS PRODUCTS UNDER THE HIGHER EDUCATION PROGRAM.


PROJECT: VME Readout Electronics

DESIGNED: Chris Ohlmann
 DRAWN: Chris Ohlmann
 CHECKED: -
 APPROVED: -

VT48 - 48 Channel VME TDC (AMT3) Top Level Schematic Channels 1 to 24		No Revisions	
REVISIONS ARE DETAILED IN THE DOCUMENT:		DOCUMENT NUMBER	REV.
LIST: VT48.xls		XKE-0820C	A
DATE: 3/28/2006			
SHEET: 02 OF 09			


Last Modified: 2003-24 PM on 3/28/2006
 Current Library Name: C:\msd\electronics\mentor\libraries\MS_EK_CLM\MS_EK_CLM
 Current File Name: D:\MG_Work\VME\VT48\design_definition\graphics\XKE0820.skb

FPGA POWER



MEMORY - SRAM AND FLASH










Address[0] is not used... Both the SRAM and FLASH are using 16-bit addressing.



VT48 - 48 Channel VME TDC (AMT3)
 Top Level Schematic
 FPGA Power and Board Memory (Flash + SRAM)

PROJECT: VME Readout Electronics		REVISIONS ARE DETAILED IN THE DOCUMENT: No Revisions	
DESIGNED: Chris Ohlmann	DRAWN: Chris Ohlmann	LIST: VT48.xls	DOCUMENT NUMBER
CHECKED: -	APPROVED: -	DATE: 3/28/2006	XKE-0820C
		SHEET: 04 OF 09	REV. A

Last Modified: 2007-03-28 10:00 AM on 3/28/2006
 Current Library Name: c:\msd\electronics\mentor\libraries\ams_eik_cl\ms_eik_cl.lib
 Current File Name: D:\MG_Work\VME\VT48\design_definition\graphics\XKE0820C.skb



TRIUMF
 Canada's National Laboratory for Particle and Nuclear Physics
 4004 Westbrook Mall, Vancouver, BC, Canada V6T 2A3
 Tel: [604] 222-1047 www.triumf.ca Fax: [604] 222-1074

THESE DESIGNS WERE REALIZED USING MENTOR GRAPHICS PRODUCTS UNDER THE HIGHER EDUCATION PROGRAM.

PROJECT: VME Readout Electronics

DESIGNED: Chris Ohlmann
 DRAWN: Chris Ohlmann
 CHECKED: -
 APPROVED: -

VT48 - 48 Channel VME TDC (AMT3)
Top Level Schematic
VME Interface (P1)


REVISIONS ARE DETAILED IN THE DOCUMENT: No Revisions

LIST: VT48.xls
 DATE: 3/28/2006
 SHEET: 06 OF 09

DOCUMENT NUMBER
XKE-0820C

REV.
A

Last Modified: 2003-04-24 PM 02:28:2008
 Current Library Name: C:\Program Files\Xilinx\Icplibs\electronics\mentor\libraries\ams_Ext_CLIWS_Eik_CLIWS_FCB File Name: @PCBFileName



TRIUMF
 Canada's National Laboratory for Particle and Nuclear Physics
 4004 Wesbrook Mall, Vancouver, BC, Canada V6T 2A3
 Tel: [604] 222-1047 www.triumf.ca Fax: [604] 222-1074

THESE DESIGNS WERE REALIZED USING MENTOR GRAPHICS PRODUCTS UNDER THE HIGHER EDUCATION PROGRAM.

PROJECT: VME Readout Electronics

DESIGNED: Chris Ohlmann
 DRAWN: Chris Ohlmann
 CHECKED: -
 APPROVED: -

**VT48 - 48 Channel VME TDC (AMT3)
 Top Level Schematic
 VME Interface (P2)**


REVISIONS ARE DETAILED IN THE DOCUMENT: No Revisions

LIST: VT48.xls
 DATE: 3/28/2006
 SHEET: 07 OF 09

DOCUMENT NUMBER
XKE-0820C

REV.
A

Last Modified: 2003-24 PM on 3/28/2006
 PCB File Name: @PCBFileName



TRIUMF
 Canada's National Laboratory for Particle and Nuclear Physics
 4004 Wesbrook Mall, Vancouver, BC, Canada V6T 2A3
 Tel: [604] 222-1047 www.triumf.ca Fax: [604] 222-1074

THESE DESIGNS WERE REALIZED USING MENTOR GRAPHICS PRODUCTS UNDER THE HIGHER EDUCATION PROGRAM.

PROJECT: VME Readout Electronics

DESIGNED: Chris Ohlmann
 DRAWN: Chris Ohlmann
 CHECKED: -
 APPROVED: -

VT48 - 48 Channel VME TDC (AMT3)
Top Level Schematic
NIM I/O

REVISIONS ARE DETAILED IN THE DOCUMENT: No Revisions


LIST: VT48.xls
 DATE: 3/28/2006
 SHEET: 08 OF 09

DOCUMENT NUMBER
XKE-0820C


REV.
A

Last Modified: 2003-24 PM on 3/28/2006
 Current Library Name: \\electronics\mentor\libraries\MS_Eik_CLM5_Eik_CLM4
 Current File Name: D:\MG_Work\VME\VT48\design_definition\graphics\XKE0820C.skb

POWER REGULATORS



CLOCK DISTRIBUTION



TRIUMF
 Canada's National Laboratory for Particle and Nuclear Physics
 4004 Westbrook Mall, Vancouver, BC, Canada V6T 2A3
 Tel: [604] 222-1047 www.triumf.ca Fax: [604] 222-1074

THESE DESIGNS WERE REALIZED USING MENTOR GRAPHICS PRODUCTS UNDER THE HIGHER EDUCATION PROGRAM.

PROJECT: VME Readout Electronics

DESIGNED: Chris Ohlmann
 DRAWN: Chris Ohlmann
 CHECKED: -
 APPROVED: -

VT48 - 48 Channel VME TDC (AMT3)
Top Level Schematic
Power Regulators and Clock Distribution


REVISIONS ARE DETAILED IN THE DOCUMENT: No Revisions

LIST: VT48.xls
 DATE: 3/28/2006
 SHEET: 09 OF 09

DOCUMENT NUMBER
XKE-0820C


REV.
A


Last Modified: 2003-24 PM on 3/28/2006
 PCB File Name: @PCBFileName



TRIUMF <small>Canada's National Laboratory for Particle and Nuclear Physics 4004 Westbrook Mall, Vancouver, BC, Canada V6T 2A3 Tel: [604] 222-1047 www.triumf.ca Fax: [604] 222-1074</small>		VT48 - 48 Channel VME TDC (AMT3) AMT3 Schematic	
THESE DESIGNS WERE REALIZED USING MENTOR GRAPHICS PRODUCTS UNDER THE HIGHER EDUCATION PROGRAM.			
PROJECT: VME Readout Electronics		REVISIONS ARE DETAILED IN THE DOCUMENT: No Revisions	
DESIGNED: Chris Ohlmann	DRAWN: Chris Ohlmann	LIST: VT48.xls	DOCUMENT NUMBER
CHECKED: -	APPROVED: -	DATE: 3/28/2006	XKE-0822C
		SHEET: 01 OF 01	REV. A

Last Modified: 2003-02-21 PM 03:22:21
 Current Library Name: C:\msdcs\electronics\mentor\libraries\MS_Eik_C1.ms
 Current File Name: D:\MG_Work\VME\VT48\design_definition\graphics\XKE0822.skb



 TRIUMF Canada's National Laboratory for Particle and Nuclear Physics 4004 Wesbrook Mall, Vancouver, BC, Canada V6T 2A3 Tel: [604] 222-1047 www.triumf.ca Fax: [604] 222-1074	VT48 - 48 Channel VME TDC (AMT3) ECL/LVDS Input Schematic		
	THESE DESIGNS WERE REALIZED USING MENTOR GRAPHICS PRODUCTS UNDER THE HIGHER EDUCATION PROGRAM.		
PROJECT: VME Readout Electronics	-		
DESIGNED: Chris Ohlmann	REVISIONS ARE DETAILED IN THE DOCUMENT:	No Revisions	
DRAWN: Chris Ohlmann	LIST: VT48.xls	DOCUMENT NUMBER	REV.
CHECKED: -	DATE: 3/28/2006	XKE-0821A	A
APPROVED: -	SHEET: 01 OF 01		

Hierarchical page 11 of 11
 Last Modified at: 2:03:18 PM on 3/28/2006
 PCB File Name: @PCBFileName

