VT48 Rev. A

48-Channel Time-to-Digital (TDC) Module User's Manual



July 9, 2007 Chris Ohlmann

Table of Contents

TABLE OF CONTENTS	I
INTRODUCTION	.1
VME INTERFACE	. 2
MODULE ADDRESSINGMEMORY MAP.VT48 Status Register0x0000, Read OnlyCommand Register0x0004, Write Only.AMT3 Device ID Register (Ch0-23)0x0008, Read OnlyAMT3 Device ID Register (Ch24-47)0x000C, Read OnlyInterrupt Vector Register0x0010, Read / Write.VT48 Control Register0x0010, Read / Write.VT48 Control Registers0x0020 – 0x0034, Read OnlyAMT3 Control Registers0x0040 – 0x0078, Read / WriteAMT3 Control Registers0x0040 – 0x0078, Read / WriteInput Buffer Status Register (DEBUG)0x00FC, Read Only.Input Buffer Ch0-23 (DEBUG)0x0100, Read Only.Input Buffer Ch24-47 (DEBUG)0x0200, Read Only.Readout FIFO0x1000 – 0xFFFF, Read Only.	.2 .3 .4 .5 .5 .5 .6 .7 .9 10 11 11
FRONT PANEL INTERFACE	12
DATA INPUT PORTS FRONT PANEL STATUS LEDS HARD RESET SWITCH – H_RST SERIAL COMMUNICATION PORT NIM USER I/O	12 12 13 13 13
CLOCK DISTRIBUTION	15
NIM CLOCK	15 16 16 16
	1/

Introduction

The VT48 is a 48 channel Time-to-Digital Converter (TDC) module. It is fully compliant with the VME specification supporting ALL addressing modes and D32 and D16 data access modes. The module was developed around the AMT-3 TDC that was originally designed for Monitored Drift Tube (MDT) readout in the ATLAS experiment.

Each of the 48 channels in the VT48 supports both LVDS and ECL differential signals and is capable of providing up to 0.450ns time resolution for rising edge and falling edge measurement (0.625ns resolution in standard configuration). If a module is configured for LVDS only then paired measurements are also possible. On any channel, the minimum for both pulse width and pulse separation is 5ns.

The VT48 was designed in conjunction with the VF48 Analog-to-Digital Converter (ADC) and VPC6 front-end power and control module. With the appropriate preamplifiers, these modules provide a complete VME data acquisition system that can be scaled up to support as many channels as desired.

VME Interface

The VT48 is fully compliant with the VME specification supporting ALL addressing modes and D32 and D16 data access modes.

Module Addressing

The address of a specific VT48 module may be set using the four (4) hexadecimal rotary switches: S2, S3, S4, and S5. The switches correspond to A[16..19], A[20..23], A[24..27], and A[28..31] respectively. Depending on the type of cycle presented on the VME bus (as determined by the AM[5..0] lines) the switches are treated differently:

- Extended (A32) mode, all switches are decoded.
- Standard (A24) mode, only switch S2 and S3 are decoded.
- Short (A16) mode, all switches are ignored. This mode is not recommended as only one module may be present on the bus unless a hard coded address is set in the firmware.

Memory Map

Address	Description	Access Type
0x0000	VT48 Status Register	Read Only
0x0004	Command Register	Write Only
8000x0	AMT3 Device ID Register (Ch0-23)	Read Only
0x000C	AMT3 Device ID Register (Ch24-47)	Read Only
0x0010	Interrupt Vector Register	Read / Write
0x0014	VT48 Control Register	Read / Write
0x0020	AMT3 Status (CSR16)	Read Only
0x0024	AMT3 Status (CSR17)	Read Only
0x0028	AMT3 Status (CSR18)	Read Only
0x002C	AMT3 Status (CSR19)	Read Only
0x0030	AMT3 Status (CSR20)	Read Only
0x0034	AMT3 Status (CSR21)	Read Only
0x0040	AMT3 Control (CSR0)	Read / Write
0x0044	AMT3 Control (CSR1)	Read / Write
0x0048	AMT3 Control (CSR2)	Read / Write
0x004C	AMT3 Control (CSR3)	Read / Write
0x0050	AMT3 Control (CSR4)	Read / Write
0x0054	AMT3 Control (CSR5)	Read / Write
0x0058	AMT3 Control (CSR6)	Read / Write
0x005C	AMT3 Control (CSR7)	Read / Write
0x0060	AMT3 Control (CSR8)	Read / Write
0x0064	AMT3 Control (CSR9)	Read / Write
0x0068	AMT3 Control (CSR10)	Read / Write
0x006C	AMT3 Control (CSR11)	Read / Write

Address	Description	Access Type
0x0070	AMT3 Control (CSR12)	Read / Write
0x0074	AMT3 Control (CSR13)	Read / Write
0x0078	AMT3 Control (CSR14)	Read / Write
0x0080	AMT3 Control Read-back (CSR0)	Read Only
0x0084	AMT3 Control Read-back (CSR1)	Read Only
0x0088	AMT3 Control Read-back (CSR2)	Read Only
0x008C	AMT3 Control Read-back (CSR3)	Read Only
0x0090	AMT3 Control Read-back (CSR4)	Read Only
0x0094	AMT3 Control Read-back (CSR5)	Read Only
0x0098	AMT3 Control Read-back (CSR6)	Read Only
0x009C	AMT3 Control Read-back (CSR7)	Read Only
0x00A0	AMT3 Control Read-back (CSR8)	Read Only
0x00A4	AMT3 Control Read-back (CSR9)	Read Only
0x00A8	AMT3 Control Read-back (CSR10)	Read Only
0x00AC	AMT3 Control Read-back (CSR11)	Read Only
0x00B0	AMT3 Control Read-back (CSR12)	Read Only
0x00B4	AMT3 Control Read-back (CSR13)	Read Only
0x00B8	AMT3 Control Read-back (CSR14)	Read Only
0x00FC	Input Buffer Status (Debug Only)	Read Only
0x0100	Ch0-23 Input Buffer (Debug Only)	Read Only
0x0200	Ch24-47 Input Buffer (Debug Only)	Read Only
0x1000	Readout FIFO	Read Only
		-
	•	-
•	•	•
0xFFFF	Readout FIFO	Read Only

VT48 Status Register

0x0000, Read Only

The status register is a read only register that contains information concerning the operational status of the VT48 module, such as buffer occupancy and error flags.

VT48 Status Register (0x0000)												
						Not	Used					
31						24	23					16
					R	eado	ut FIF	0				
F E							0	ccupan	ncy(11.	.0)		
15			11									0

Bits	Description
3116	Not used – Available for future use

Bits	Description
15	Full flag for Readout FIFO
14	Empty flag for Readout FIFO
1312	Not Used – Available for future use
120	Occupancy Readout FIFO

Command Register

0x0004, Write Only

The command register is a write only register used to issue instructions to the VT48 for starting a variety of complex processes and simple tasks.



Bits	Description
158	Not Used – Available for future use
70	Command

Command	Description
0x1	Write Configuration
	- loads values from AMT3 Control Registers into the actual devices
	- loads previous device configurations into Control Read-back Registers
0x2	Read Status
	- loads AMT3 Status Registers with current status from the devices
0x3	Read Device IDs
	- loads AMT3 device IDs into AMT3 Device ID Registers
0xF	Trigger
0x10	Global Reset
0x11	Event Count Reset
0x12	Bunch Count Reset

AMT3 Device ID Register (Ch0-23)

0x0008, Read Only

This device ID register is a read only register that contains the 32-bit chip identification code for the AMT3 controlling channels 0 through 23. Provided the AMT3 devices are operational and at least one "Read Device IDs" command has been issued, reading this register should always return 0x38B85031.

AMT3 Device ID Register (Ch24-47)

0x000C, Read Only

This device ID register is a read only register that contains the 32-bit chip identification code for the AMT3 controlling channels 24 through 47. Provided the AMT3 devices are operational and at least one "Read Device IDs" command has been issued, reading this register should always return 0x38B85031.

Interrupt Vector Register

0x0010, Read / Write

The interrupt vector register is a read / write register that holds the VT48 modules interrupt 'STATUS/ID', as specified in the VME priority interrupt bus. 32-bit access is supported, however, only an 8-bit vector is actually stored. This was done to enable support for all types of interrupt handlers.

Interrupt Vector Register (0x0010)



Bits	Description
318	Returns '0' if accessing in D16 or D32 modes
70	Interrupt Vector

VT48 Control Register

0x0014, Read / Write

The VT48 control register is a read / write register that holds various configuration parameters for the VT48 modules.



Bits	Description
156	Not Used – Available for future use
54	Auxiliary Output (AUX_OUT) Function
	0 – Auxiliary Input (AUX_IN) Allows daisy chain configuration [default]
	1 – Interrupt Request
	2 – Force Logic '0'
	3 – Force Logic '1'

Bits	Description
32	Interrupt Type
	0 – Readout FIFO Almost Full [default]
	1 – Event Ready for Readout
	2 – External Interrupt from AUX_IN
	3 – Disable Interrupts
10	Status LED Source
	0 – Event Ready for Readout [default]
	1 – AMT3 Device Error
	2 – AMT3 Serial Link Activity
	3 – Not used (available for future use)

AMT3 Status Registers

0x0020 - 0x0034, Read Only

There are six (6) AMT3 status registers for the VT48 module. Each register is 32-bits wide and combines the two (2) appropriate 12-bit registers from the AMT3 device (CSR16 – CSR21). AMT status for Channels 0 to 23 and 24 to 47 are stored in the least significant and most significant words respectively. The AMT3 Status registers are refreshed when a "Read Status" command is issued, therefore, this command must be sent before reading these registers to obtain current device status.

Address	Description
0x0020	CSR16
0x0024	CSR17
0x0028	CSR18
0x002C	CSR19
0x0030	CSR20
0x0034	CSR21

The data format for each of the status registers is as follows:



Bits	Description
3128	Not Used – Available for future use
2716	CSRxx for AMT3 controlling channels 24 to 47
1512	Not Used – Available for future use
110	CSRxx for AMT3 controlling channels 0 to 23

The following excerpt from the AMT3 User's Manual describes the information contained in each of the status registers. For more detail please see the AMT3 users manual.

				0			0		0			, ,		
Address		11	10	9	8	7	6	5	4	3	2	1	0	
	CSR16	rfifo_	rfifo_	control_					error_					
0,0000		empty	full	parity		flags								
0x0020		(1)	(0)	(1)					(0)					
		{11}	{10}	{9}					{8:0}					
	CSR17	11_	11_	11_	11_				11	_				
		empty	nearly_	over_	over				write_a	ddress				
0x0024			full	recover	flow									
		(1)	(0)	(1)	(0)				(0)				
		{23}	{22}	{21}	{20}				{19:	12}				
	CSR18	tfifo_	tfifo_	tfifo_	running					11_				
		empty	nearly_	full					read	_address				
0x0028			full											
		(1)	(0)	(0)	(0)					(0)				
		{35}	{34}	{33}	{32}				{3	1:24}				
	CSR19	coarse_	tf	ifo_						11_				
0x002C		counter	occu	ipancy		start_address								
		[0]	((0)						(0)				
		(0) {47}	{4(5:44}			_			{43:36}				
020020	CSR20						coarse	_counter[12:1]					
0x0030								(0)						
								{59:48}		_				
	CSR21		gene	ral_		0	0			1	fifo_			
0x0034			in[3	3:0]						occup	ancy[5:0	}		
0,0004			(DIO2	7~24)		(0)	(0)				(0)			
			{71:	68}		{67}	{66}			{	65:60}			
	() init	ial value	at reset.	{} J	TAG bi	t No.								

Table. 5. Bit assignment of the status registers (all these registers are read only).

AMT3 Control Registers

0x0040 - 0x0078, Read / Write

There are fifteen (15) control registers that hold the configuration data for the AMT3 devices on the VT48 module. Each register is 32-bits wide and holds data to be written into the two (2) appropriate 12-bit CSR registers from the AMT3 device (CSR0 – CSR14). Bit 31, of each register, is used to enable the most significant 16-bit word containing configuration data for the AMT3 controlling channels 24 – 47. If this bit is not set, the same data from the least significant word will be written into the appropriate CSR register for all channels or both AMT3s. After all AMT3 control registers have been set up as desired, a "Write Configuration" command must be written to the VT48 command register to load the configuration into the AMT3s.

Address	Description
0x0040	CSR0
0x0044	CSR1
0x0048	CSR2
0x004C	CSR3
0x0050	CSR4
0x0054	CSR5

0x0058	CSR6
0x005C	CSR7
0x0060	CSR8
0x0064	CSR9
0x0068	CSR10
0x006C	CSR11
0x0070	CSR12
0x0074	CSR13
0x0078	CSR14

The data format for each of the status registers is as follows:

AM	AMT3 Control Registers (0x0040 - 0x0078)							
	Channels 24 to 47 Configuration							
EN		CSRxx(110)						
31			28	27	16			
01			20	21				
01			20					
			20	Channels 0 to 23 (or ALL) Configuration				
			(Channels 0 to 23 (or ALL) Configuration CSRxx(110)				

Bits	Description
31	EN bit – Enables Configuration Word for Channels 24 – 47
3028	Not Used – Available for future use
2716	EN = 1: CSRxx for AMT3 controlling channels 24 to 47
	EN = 0: Not Used
1512	Not Used – Available for future use
110	EN = 1: CSRxx for AMT3 controlling channels 0 to 23
	EN = 0: CSRxx for ALL channels

The following excerpt from the AMT3 User's Manual describes the information contained in each of the control registers. For more detail please see the AMT3 user's manual.

			•			•	BIT				•		•
Address		11	10	وا	۲ <u>۶</u>	7	6	5	4	3	2	1	0
	CSR0	global_r	error_	disable_	enable_	test_	test_	enable_	disable_	clkout_		լ թույ	nulti
020040		eset	reset	encode	errrst_	mode	invert	direct	ringosc	mode			
0,0040		(0)			DCrevr (0) (8)	(0)	(0)	(0)	(0)	(1)		0	J) -01
		(11)	{10}	[9]	(0) {0}	173	103	1.121	173	(0)		11	<i>.</i> 07
020044	CSR1						mask w	i vindow (0	'n	[3.2]		·	
0,0044							{2	3:12}	· ·				
0x0048	CSR2		•		•		search_v	window (0)			•	
							{3:	5:24}					
0x004C	CSR3						match_v	vindow (D)				
	CODA						{4	7:36}	<i>(</i>)				•
0x0050	CSR4					r	eject_cou	DUL_OHISEI 0-491	(0)				
	CSR5						vent con	nt offset	(0)				
0x0054							{7	1:60}	(0)				
020058	CSR6					b	unch_cou	int_offset	: (0)			,	
0,0000							{8	3:72}					
0x005C	CSR7					0	oarse_tir	ne_offset	(0)				
	CODO						{9	5:84}					
0x0060	CSK8						ount_rol	L_over (F. 17-061	FF)				
	CSR9	strob	e select	reado	ut speed	. w	ridth sele	et.	error		tde id	• •	••
0x0064		(1/0)	, reade	(0)		(0)		test (0)		(0)		
		{11	9:118}	{11	7:116}		(115:113	}	{112}		{111:108	}	
	CSR10	enable_	enable_	enable_	enable_	enable_	enable_	enable_	enable_	enable_	enable_	enable_	enable_
0x0068		auto_	lloccup	match	mask	relative	serial	header	trailer	rejected	pair	trailing	leading
		reject	_readou	1 215	(0)	(0)	(0)	1 (0)	00	<i>(</i> 0)	1 (0)	(0)	1 (1)
		(13)	(130)	(120)	(128)	(127)	(0)	(125)	(1)243	(123)	1223	(121)	(120)
	CSR11	enable	lenable	lenable	enable	inclk b	enable	lenable	lenable	enable	lenable	enable	l enable
		rofull_	ll full_	trfull_	errmark	oost	ermark	errmark	llovr	mreset_	resetcb_	mreset_	setcount
0x006C		reject	reject	reject	I		rejected	_ovr	_detect	code	sepa	evrst	_berst
		(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
	CERIA	{143}	{142}	{141}	{140}	{139}	{138}	{13/}	{130} 	{135}	{134}	{133}	{132}
	CSR12	sena	entable_	enable_					enable_ error [8:0]	1			
0x0070		readout	berst	evrst	I				enor [a.o	1			
0.000.0		(0)	(0)	(0)					(1FF)				
		{155}	{154}	{153}					{152:144]	}	_		_
0,0074	CSR13		-	-	-		enable_cl	hannel[1]	:0]		-	-	
0X0074							(H	FFF)					
	CSP14						01} nable_ch	/:150}	121				•
0x0078	051(14					e	naoie_cii //	annei(25) FFF)	12]				
							{17	9:1683					
1							(- · ·						

AMT3 Control Read-back Registers 0x0080 – 0x00B8, Read Only

There are fifteen (15) AMT3 control read-back registers in the VT48 module. Each register is 32-bits wide and contains control data that has been read back from the two (2) appropriate 12-bit CSR registers (CSR0 – CSR14) in the AMT3 devices. The registers are updated when a "Write Configuration" command is written to the VT48 command register. Since the AMT3 devices only support destructive writing of control data, the

registers indicate the previous configuration that was present before the last "Write Configuration" command was issued.

Address	Description
0x0080	CSR0
0x0084	CSR1
0x0088	CSR2
0x008C	CSR3
0x0090	CSR4
0x0094	CSR5
0x0098	CSR6
0x009C	CSR7
0x00A0	CSR8
0x00A4	CSR9
0x00A8	CSR10
0x00AC	CSR11
0x00B0	CSR12
0x00B4	CSR13
0x00B8	CSR14

The data format for each of the status registers is as follows:

ANTS CONTO Read-back Registers (0x0000 - 0x0000)							
	Previous Configuration for Channels 24 to 47						
				CSRxx(110)			
31			28	27	16		
			Pr	evious Configuration for Channels 0 to 23			
			Pr	evious Configuration for Channels 0 to 23 CSRxx(110)			

AMT3 Control Read-back Registers (0x0080 - 0x00B8)

Bits	Description
3128	Not Used – Available for future use
2716	CSRxx for AMT3 controlling channels 24 to 47
1512	Not Used – Available for future use
110	CSRxx for AMT3 controlling channels 0 to 23

Input Buffer Status Register (DEBUG)

0x00FC, Read Only

The input buffer status register is a read only register that contains the occupancy and status of the input FIFOs buffering event data from the two AMT3 devices.

Input Buffer Status Register (0x00FC)

			⊻,				
	Ir	nput Buffer (Ch24-47)	Input Buffer (Ch0-23)				
F	Е	Occupancy(50)	F	Е	Occupancy(50)		
15		8	7			0	

Bits	Description	
15	Full flag for Input Buffer (Channel 24 – 47)	
14	Empty flag for Input Buffer (Channel 24 – 47)	
138	Occupancy of Input Buffer (Channel 24 – 47)	
7	Full flag for Input Buffer (Channel $0 - 23$)	
6	Empty flag for Input Buffer (Channel $0 - 23$)	
50	Occupancy of Input Buffer (Channel $0 - 23$)	

Input Buffer Ch0-23 (DEBUG)

The input buffer register, for channels 0 - 23, is a read only register containing the oldest 32-bit serial data packet that has been read from the AMT3. This register is for debug purposes only and should not be read in normal operation as it may cause problems with event synchronization.

Input Buffer Ch24-47 (DEBUG)

The input buffer register, for channels 24 - 47, is a read only register containing the oldest 32-bit serial data packet that has been read from the AMT3. This register is for debug purposes only and should not be read in normal operation as it may cause problems with event synchronization.

Readout FIFO

The readout FIFO is a read only register that holds the event data that has been collected from the AMT3s. Provided the FIFO is not empty, reading any of the addresses within the range 0x1000 - 0xFFFF will return the oldest valid data packet. Occupancy status for the readout FIFO should be checked in the VT48 status register prior to reading data to ensure valid event data is obtained.

0x1000 – 0xFFFF, Read Only

0x0100, Read Only

0x0200, Read Only

Data Input Ports

The VT48 module supports 48 differential input channels organized in groups of 16 to easily interface with front-end electronics. Each input channel accepts both LVDS and ECL differential signals. In addition to the 16 differential input pairs, pins 33 and 34 of the input connectors may be connected to the module GND for cable shielding using jumpers J8, J5, and J7.

Pin	Description (P2)	Description (P1_bot)	Description (P1_top)
1	Channel 0 (+)	Channel 16 (+)	Channel 32 (+)
2	Channel 0 (-)	Channel 16 (-)	Channel 32 (-)
3	Channel 1 (+)	Channel 17 (+)	Channel 33 (+)
4	Channel 1 (-)	Channel 17 (-)	Channel 33 (-)
-			
	•	•	•
•	•	•	•
31	Channel 15 (+)	Channel 31 (+)	Channel $47(+)$
32	Channel 15 (-)	Channel 31 (-)	$\frac{1}{1} Channel 47 (-)$
33	18·	15·	I7·
55	$\frac{SO}{ON} - GND$	$\frac{OS}{ON} - GND$	$\frac{dY}{ON}$ – GND
	OFF – No connection	OFF – No connection	OFF – No connection
34	<u>J8:</u>	<u>J5:</u>	<u>J7:</u>
	ON – GND	ON – GND	ON – GND
	OFF – No connection	OFF – No connection	OFF – No connection

Front Panel Status LEDs

There are three (3) LEDs located to indicate the current status of the VT48 module. Their functionality is as follows:

BUSY – VME Busy LED (Green)

ON	The VT48 is being accessed through the VME interface
OFF	The VME interface on the VT48 is inactive

STAT – Status LED (Yellow)

Functionality of the status LED is defined by the Status LED Source setting in the VT48 control register. If the Status LED is turned on one of the following is true:

- A complete event is available for readout in the readout buffer

- An error has occurred in one of the AMT3 devices... for more detail on the error read the AMT3 status registers

- AMT3 Serial Link is Active

PWR/CFG – Power LED (Red)

ON	The VT48 module is being powered
OFF	The VT48 is not powered

Hard Reset Switch – H_RST

A hard reset switch, accessible through a pin hole on the front panel, may be used to reset the VT48 module to initial conditions. Pressing the hard reset switch reprograms the FPGA with the default configuration located in the on-board flash memory.

Serial Communication Port

The VT48 is equipped with an RJ45 communication port, located on the front panel. This port was added for interoperability with the VF48 ADC module, which implements a custom full duplex serial communication protocol developed by Jean-Pierre Martin at the University of Montreal. Currently this feature has not been implemented in VT48 firmware.

NIM User I/O

There are four (4) pairs of NIM input and output signals, accessible on the front panel, that are used to provide extra control and synchronization features for the VT48 module.

Each of the main control signals, CLK, TRIG, and RESET, have two lemo connectors that are functionally identical. The two connectors have been shorted together to allow a daisy chain configuration. One connector acts as an input and the other as an output that may be connected to the next module in the chain. Although these lines may be daisy chained between multiple modules care must be taken. Connecting them in this manner will introduce a delay between different modules in the system. Depending on the timing resolution required, this may need to be corrected through calibration in the data acquisition system.

When driving these signals in a daisy chain configuration using standard NIM logic, it is critical that the NIM Termination switch, S1, be set correctly. To maintain proper signal levels only one module in the chain should have its NIM termination jumper set to ON.

In addition to these signals, the VT48 module has both an auxiliary input and an auxiliary output. The input and output are not shorted together like the other NIM controls, but are rather true NIM inputs and outputs. Neither of auxiliary ports are affected by the NIM termination switch.

<u>CLK – Clock Input / Output</u>

The CLK ports enable the VT48 to operate from an external clock for synchronizing multiple modules within a system or experiment. Provided the clock select switch is correctly set to NIM Clock (00), the CLK signal is converted from standard NIM logic to LVDS before entering the PLL circuitry of the onboard FPGA. In the PLL, the frequency is doubled and distributed to the two (2) AMT3's.

<u> TRIG – Trigger Input / Output</u>

The TRIG signal is used to trigger VT48 module. The signal is converted from NIM logic to LVDS before it is routed to the FPGA where it is processed and redistributed to the two (2) AMT3's. It is important to note that up to one clock period of time walk can occur depending on when in the clock period the trigger occurs. This is not corrected automatically in the VT48 module and requires the user to dedicate one channel in the overall system for correcting this problem.

RESET – Counter Reset Input / Output

The RESET signal is used to reset the coarse time counters in the VT48 module. The signal is converted from NIM logic to LVDS before it is routed to the FPGA where it is processed. It is critical that this signal be generated identically for all VT48 modules in the system at least once. This is necessary to ensure that the time counters for all modules in the system are properly synchronized and have the same time reference.

AUX_IN Signal

The AUX_IN signal is used to provide an extra user definable input to the VT48 module. Functionality of this signal is defined by settings in the VT48 Control Register. The input may be used to generate an interrupt on the VME bus, basically acting as an external interrupt.

The AUX_IN signal is a standard NIM input with integrated 50ohm termination and is not affected by the NIM Termination Switch. For this reason, this signal can not be daisy chained between modules.

AUX_OUT Signal

The AUX_OUT signal is used to provide an extra user definable output to the VT48 module. Functionality of this signal is defined in the VT48 Control Register. By default, the AUX_OUT signal is tied directly to the AUX_IN signal to allow a daisy chain configuration. It may also be used to indicate that the VT48 module has a pending interrupt request on VME bus or as a general I/O by forcing the output high or low.

The AUX_OUT signal is a standard NIM logic output syncing 16mA (-0.8V with a 500hm load).

Clock Distribution

The VT48 module has a variety of clock configurations that may be used depending on the desired overall system configuration. The Clock Select Switch, S6, must be set according to the desired system clock source.



Clock Select (S6)	Clock Mode	Maximum Jitter ¹	Module-Module Skew ²
00	NIM Clock	Nim-lvds + <10ps	<200ps ???
01	LVDS Link	<10ps	<200ps
10	VME (SERCLK)	250ps	<1ns
11	Onboard Osc.	<250ps	< Clock Period / 2

NIM Clock

In this mode, the system clock is provided through the external NIM clock input.

This configuration allows the clock signal to be daisy chained from one VT48 to the next using standard lemo cables. Care must be taken in this configuration as daisy chaining will result in clock delays between modules. These delays must be taken into account during calibration of the system to achieve optimal performance from the TDCs.

¹ Jitter is a function of the random noise inherent in the clock distribution. There is no calibration that can improve the jitter performance of a VT48.

² Module-to-module skew is the maximum skew between different VT48 modules that are clocked with the same clock source. If a greater timing accuracy is required, the system may be calibrated by adding delays to the clock line.

It is also important to correctly set the NIM Termination switch, S1, when daisy chaining the NIM signals. Exactly one VT48 in the chain should have the NIM Termination enabled and all other modules in the chain should have it disabled.

LVDS Serial Link

In this mode, the system clock is provided through the external LVDS serial link. This interface was included to be compatible with the VF48 developed by Jean-Pierre Martin at the University of Montreal and all associated systems.

VME (SERCLK)

In this mode, the system clock is provided through the SERCLK line of the VME interface. This interface may be used to provide a system clock that is easily distributed to a number of modules through a standard VME backplane. Although it is convenient, it is not a recommended for systems that require high precision timing due to the inherent noise and delays on the VME bus.

Onboard Oscillator

In this mode, the system clock is provided using an clock oscillator present on the TDC48 board. This is the ideal configuration when using a single TDC48 module that is not synchronized with other external systems. However, if multiple modules are present or it is required to synchronize with other elements in the system this mode can not be used, as it is impossible to synchronize the oscillators between modules.

Event Data Format

Event data is automatically read from two AMT3 devices corresponding to channels 0-23 and 24-47. It is then processed and merged into the readout FIFO. A single event frame consists of a VT48 header, all relevant event data from both AMT3 devices, and a VT48 trailer.

Data received from each AMT3 depends on the device configuration and also on the number of hits received on the related channels. Typically there will be a device header, a number of single edge time measurements, and a device trailer. Under certain circumstances, error and mask flag packets may be included along with the measurement data. These indicate an error condition in the AMT device or that a hit has occurred within the defined mask window for the specified channel respectively. It should be noted that event data from the two AMT3 devices are merged as the data packets are received and not as complete events.

NOTE: It is critical that each AMT3 device in the readout system is configured with a unique TDC ID in order to properly decode the full channel number. If duplicate TDC IDs are present it will not be possible to uniquely identify a single channel. Please refer to the AMT3 Control Registers 0x0040 – 0x0078, Read / Write section of this manual for TDC ID settings.

VT48 Event Header:

		-												
0 0 0 1	CH0-23	CH24-47	0 0	0 0		Ev	ent I	D						
	TDC ID	TDC ID												
31 30 29 28	27 26 25 24	23 22 21 20	19 18	17 16	15 14 13 12	11 10 9	8 7	6	5	4	3	2	1	0

AMT3 Device Header:

1	0	1	0	Т	DC	CI	D					E	ver	nt I	D									Bı	unc	h l	D				
31	30	29	28	27	26	25	24	23 22 21 20 19 18 17 16 15 14 13 12								11	10	9	8	7	6	5	4	3	2	1	0				

Single Edge Time Measurement Data:

 0
 0
 1
 1
 TDC ID
 Channel
 T
 E
 Hit Time

 31
 30
 29
 28
 27
 26
 25
 24
 23
 22
 21
 20
 19
 18
 17
 16
 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 1
 0

 T:
 Edge
 Type
 (1 = leading edge, 0 = trailing edge)
 E:
 Error

Paired Measurement Data:

0	1	0	0	TDO	C ID		Ch	anı	nel				1	Wi	dth	l				Hit	: Ti	ime	e (I	Lea	dir	ıg İ	Edg	ge)	
31	30	29	28	27 26	25 2	4 23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Mask Window Flags:

0	0	1	0	Τ	DC	CII)									С	har	nne	el N	/las	sk F	Fla	gs								
31	30) 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

AMT Device Error Flags:

 0
 1
 0
 TDC ID
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0</t

AMT3 Device Trailer:

1	1	0	0	TDC ID		Event I	D						I	No	rd	Co	un	t			
31	30	29	28	27 26 25 24	23 22 21 20 1	19 18 17	16 15	14	13 1	12 1	1 10	9	8	7	6	5	4	3	2	1	0

VT48 Event Trailer:

1 0 0 0	CH0-23	CH24-47	0 0	0	0	0 Event ID															
	TDC ID	TDC ID																			
31 30 29 28	27 26 25 24	23 22 21 20	19 18	3 17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0