

**PRELIMINARY**

# **Data Sheet**

Revision n. 0

5 November 2001

**MOD. V890**

*128 CHANNEL  
MULTIHIT TDC*

---

# TABLE OF CONTENTS

**1. GENERAL DESCRIPTION ..... 2**

1.1 OVERVIEW..... 2

1.2 BLOCK DIAGRAM..... 3

**2. TECHNICAL SPECIFICATIONS ..... 4**

2.1 PACKAGING ..... 4

2.2 FRONT PANEL..... 5

2.3 EXTERNAL CONNECTORS..... 7

2.3.1 INPUT connectors..... 7

2.3.2 CONTROL connector..... 8

2.3.3 EXTERNAL TRIGGER connectors ..... 8

2.4 OTHER FRONT PANEL COMPONENTS ..... 8

2.4.1 Displays..... 8

2.5 INTERNAL HARDWARE COMPONENTS..... 9

2.5.1 Switches ..... 9

2.6 TECHNICAL SPECIFICATIONS TABLE..... 11

---

# LIST OF FIGURES

FIG. 1.1: MOD. V890 BLOCK DIAGRAM..... 3

FIG. 2.1: MODEL V890 FRONT PANEL ..... 5

FIG. 2.2: INPUT CONNECTOR PIN ASSIGNMENT ..... 6

FIG. 2.3: INPUT CONNECTOR CABLING ..... 7

FIG. 2.4: CONTROL CONNECTOR PIN ASSIGNMENT ..... 8

FIG. 2.5: COMPONENT LOCATION (COMPONENT SIDE)..... 10

---

# LIST OF TABLES

TABLE 2.1 : MODEL V890 TECHNICAL SPECIFICATIONS ..... 11

---

# 1. General description

---

## 1.1 Overview

The Model V890 is a 1-unit wide VME 6U module that houses 128 independent Multi-Hit/Multi-Event Time to Digital Conversion channels. The channels feature dead time rejection. The unit houses 4 TDC chips, developed by CERN/ECP-MIC Division, thus called from now on the CERN/ECP-MIC TDCs. Resolution can be set at 100, 200 or 800 ps with a 17, 19, or 20 bit dynamics respectively.

The CERN/ECP-MIC TDC is a General Purpose time-to-digital converter, with 32 channels per chip. All channels can be enabled to the detection of rising and/or falling edges (i.e. the edges' timing, as well as the hit width, can be measured with the selected resolution) and for each channel there is a digital adjust for the zero-ing of any offsets and pedestals.

Two different versions are available: the **Mod. V890AA** and the **Mod. V890AB**. The two versions differ for the JAUX connector for the CERN V430 VMEbus crate: the Mod. V890AA uses the P1, P2 VME connectors and the JAUX connector, while the Mod. V890AB has only the P1 and P2 VME connectors. ECL inputs are featured and LVDS inputs are available on request.

The data acquisition can be programmed in "EVENTS" ("TRIGGER MATCHING MODE" with a programmable time window) or in "CONTINUOUS STORAGE MODE".

The board houses a 32 kwords deep Output Buffer (expandable), that can be readout via VME (as single data, Block Transfer and Chained Block Transfer) in a completely independent way from the acquisition itself.

The module programming is performed via a microcontroller that implements a high-level user interface in order to mask the board and the TDCs' hardware.

The V890AA Model uses the P1 and P2 connectors of VME and the auxiliary connector for the CERN V430 VMEbus crate (Jaux Dataway).

The V890AB Model uses the P1 and P2 connectors of VME only (i.e. it does not have the auxiliary connector for the CERN V430 VMEbus crate) and consequently hosts a DC-DC converter for the -5V power supply.

The VME interface allows the module to work in A24 and A32 addressing modes. The internal registers are available in D16 mode only, while the data buffer is available in D32, BLT32 or MBLT64. The module supports also the Chained Block Transfer mechanism (CBLT) and the Multicast commands (MCST). Geographical address is also available.

## 1.2 Block Diagram




Fig. 1.1: Mod. V890 Block Diagram

---

## 2. Technical specifications

---

### 2.1 Packaging

The Model V890 is housed in a 6U-high, 1U-wide VME unit. The board hosts the VME P1, P2 connectors and, depending on the version, the PAUX connector. The version equipped with the PAUX connector (**V890AA**) requires the VME V430 backplane.

## 2.2 Front Panel






Fig. 2.1: Model V890 front panel



**Fig. 2.2: INPUT connector pin assignment**



**Fig. 2.3: INPUT connector cabling**

---

## 2.3 External connectors

The location of the connectors is shown in Fig. 2.1. Their function and electro-mechanical specifications are listed in the following subsections.

---

### 2.3.1 *INPUT connectors*

*Mechanical specifications:*

N. 4 connectors, Robinson Nugent P50E-068-P1-SR1-TG type, (34+34) pins; for the 128 single channel inputs.

Connector A refers to Channels 0 to 31.

Connector B refers to Channels 32 to 63.

Connector C refers to Channels 64 to 95.

Connector D refers to Channels 96 to 127.

*Electrical specifications:*

ECL input signals, 110  $\Omega$  impedance. The 17th higher pair of pins of each connector is not connected.




---

### 2.3.2 CONTROL connector

*Mechanical specifications:*

two 8+8-pin, 3M 3408-5202 Header-type connectors.

- CLOCK: Rising-edge active, differential ECL level, 110  $\Omega$ ; min. width 25 ns.
  - TRIGGER: Rising-edge active, differential ECL level, 110  $\Omega$ ; min. width 25 ns
  - CLR: Active high, differential ECL level, 110  $\Omega$  impedance; min. width 25 ns.
  - OUT\_PROG: Active high, differential ECL level, 110  $\Omega$  impedance; min. width 25 ns.
  - RESET: Active high, differential ECL level, 110  $\Omega$  impedance; min. width 25 ns.
- Pin assignment is shown in Fig. 2.4.



**Fig. 2.4: CONTROL connector pin assignment**

---

### 2.3.3 EXTERNAL TRIGGER connectors

*Mechanical specifications:*

two 00-type LEMO connectors (bridged).

*Electrical specifications:*

Rising-edge active, NIM, 110  $\Omega$ ; min. width 25 ns

---

## 2.4 Other front panel components

### 2.4.1 Displays

The front panel (refer to Fig. 2.1) hosts the following LEDs:

**DTACK:** Colour: green.

	<p><i>Function:</i> it lights up green whenever a VME read/write access to the board is performed.</p>
<b>PWR:</b>	<p><i>Colour:</i> green/red.</p> <p><i>Function:</i> it lights up green when the board is inserted into the crate and the crate is powered up; when it is red, it indicates that there is an over-current status: in this case, remove the overload source, switch the module off and then switch it on again.</p>
<b>TERM:</b>	<p><i>Colour:</i> green/orange.</p> <p><i>Function:</i> it lights up green when all the lines of the control bus are terminated, it also lights up orange for a while at power ON to indicate that the board is configuring.</p>
<b>FULL:</b>	<p><i>Colour:</i> red.</p> <p><i>Function:</i> it lights up when the Multi-Event Buffer is full; it also lights up for a while at power ON to indicate that the board is configuring.</p>
<b>ERROR:</b>	<p><i>Colour:</i> red.</p> <p><i>Function:</i> it lights up to signal a TDC global error.</p>
<b>DRDY:</b>	<p><i>Colour:</i> yellow.</p> <p><i>Function:</i> it lights up when at least one event is present in the output buffer; it also lights up for a while at power ON to indicate that the board is configuring.</p>

---

## 2.5 Internal hardware components


The V890 module is constituted by a motherboard with a piggy-back board plugged into it. In the following some hardware setting components, located on the boards, are listed. See Fig. 2.5 for their exact location on the PCB and their settings.

---

### 2.5.1 Switches

<b>ROTARY SWITCHES:</b>	<p><i>Type:</i> 4 rotary switches.</p> <p><i>Function:</i> they allow to select the VME address of the module. See Fig. 2.5 for their location.</p>
<b>SW1:</b>	<p><i>Type:</i> DIP switch.</p> <p><i>Function:</i> it allows the hardware termination (if enabled) of the Control Bus on 110 <math>\Omega</math></p> <p><b>Right position</b> (dot visible): Control Bus not terminated;</p> <p><b>Left position</b> (dot not visible): Control Bus terminated.</p>
<b>SW2:</b>	<p><i>Type:</i> DIP switch.</p> <p><i>Function:</i> it allows to switch from/to internal/external clock</p> <p><b>Right position</b> (dot visible): internal clock;</p>

***Left position*** (dot not visible): external clock.



**Fig. 2.5: Component Location (component side)**

## 2.6 Technical specifications table

Table 2.1 : Model V890 technical specifications

<b>Packaging</b>	6U-high, 1U-wide VME unit (version AA requires the V430 backplane)
<b>Inputs</b>	128 ECL (LVDS also available) inputs, 110 $\Omega$ impedance
<b>Acquisition modes</b>	Trigger Matching Mode; Continuous Storage Mode
<b>Built-in memory</b>	32 kwords deep Output Buffer (expandable)
<b>Resolution/Input dynamics</b>	800 ps→17 bit 200 ps→19 bit 100 ps→20 bit
<b>EXT TRIGGER input</b>	Two LEMO 00 bridged connectors, ECL signal, 110 $\Omega$
<b>Double pulse resolution</b>	4 ns
<b>Clock source</b>	Internal (40 MHz) or External (on <i>Control</i> connector), dip switch selectable
<b>Control inputs</b>	<u>active-high, differential ECL input signals:</u> RST: resets Output Buffer, Status and Control registers. CLR: FAST CLEAR of TAC sections <u>rising-edge active, differential ECL input signals:</u> CLK: external clock TRG: trigger for the TDC latching
<b>Control outputs</b>	<u>differential ECL output signal:</u> OUT_PROG: control output signal, programmable via the <i>out prog control</i> register
<b>Displays</b>	DTACK: green LED; lights up at each VME access. PWR: green/red LED; green: power ON, red: failure status. TERM: green LED; control bus termination ON. FULL: red LED; memory full. ERROR: red LED; TDC global error. DRDY: yellow LED; at least one datum in the output buffer
<b>VME</b>	<i>Addressing modes:</i> A24, A32, MCST <i>Data transfer modes:</i> D16, D32, BLT32, BLT64, CBLT <i>Readout rate:</i> 10 MHz